Fault Coverage Testing on the ISCAS’89 S1423 Sequential Circuit using Scan Based Design and Synopsis Tetramax

Wirmanto Suteddy, Anugrah Adiwilaga, Dastin Aryo Atmanto

Abstract


We tested the ISCAS'89 S1423 series with a scan design method, both non-scan, full-scan, and partial-scan, but for the partial-scan, the method we propose uses a structured random approach. The purpose of this study is to determine the evaluation and performance with the best computational time with the proposed method to produce high fault coverage results. Testing the ISCAS'89 S1423 circuit in the form of verilog was carried out using tetramax synopsis, the partial-scan test requires a strategy in determining the flip flop to be used as a scannable flip flop, the test results using the full scan method produce 100% test coverage and fault coverage, but this method provides gate overhead loss of 24.06% and slower chip performance. To reduce the gate overhead loss, a partial-scan method will be applied with the approach of choosing from 74 DFF which will be used as scannable flip flops, the test with the best results we did through the 37 DFF approach with the highest input obtained test coverage of 98.17% and fault coverage 96.76% with 171.11 CPU Time with gate overhead reduced by 12.03%. The next approach with the best results with the approach of 50 DFF highest output plus DFF which is not self-loop obtained test coverage of 99.24% and fault coverage of 98.47% with gate overhead successfully reduced by 16.26% with CPU Time 43.39.


Keywords


Design for testability; Fault coverage; S1423; Sequential circuit; Tetramax; VLSI

Full Text:

PDF

References


Pham, H., and Zhang, X. (2003). NHPP software reliability and cost models with testing coverage. European Journal of Operational Research, 145(2), 443-454.

Biswal, P. K., and Biswas, S. (2017). On-line testing of digital VLSI circuits at register transfer level using high level decision diagrams. Microelectronics Journal, 67(1), 88-100.

Das, B., Sardar, A., Maiti, S., Das, A., and Chowdhury, D. R. (2021). An attack on linear scan chains for stream ciphers and the impossibility of simple countermeasures. Journal of Hardware and Systems Security, 5(1), 191-207.

Ahlawat, S., Tudu, J., Matrosova, A., and Singh, V. (2018). A high performance scan flip-flop design for serial and mixed mode scan test. IEEE Transactions on Device and Materials Reliability, 18(2), 321-331.

Somashekhar, V. M., and Singh, R. P. (2020). FPGA implementation of fault tolerant adder using verilog for high speed VLSI architectures. International Journal of Engineering and Advanced Technology (IJEAT), 9(6), 549-551.

Datta, M. (2020). Manufacturing processes for fabrication of flip-chip micro-bumps used in microelectronic packaging: an overview. Journal of Micromanufacturing, 3(1), 69-83.

Krylov, G., and Friedman, E. G. (2017). Design for testability of SFQ circuits. IEEE Transactions on Applied Superconductivity, 27(8), 1-7.

Sun, Y., and Millican, S. K. (2022). Applying artificial neural networks to logic built-in self-test: improving test point insertion. Journal of Electronic Testing, 38(4), 339-352.

Roy, S., Stiene, B., Millican, S. K., and Agrawal, V. D. (2020). Improved pseudo-random fault coverage through inversions: a study on test point architectures. Journal of Electronic Testing, 36(1), 123-133.

Klimenko, E. Y. (2021). Applied superconductivity: frustrations and hopes. Physics-Uspekhi, 64(8), 811-815.

Ying, J. C., Tseng, W. D., and Tsai, W. J. (2019). Multi-scan architecture with scan chain disabling technique for capture power reduction. Journal of Information Science and Engineering, 35(4), 839-849.

Zhang, Y., Jiang, Z., Wang, P., and Zhang, X. (2015). High accuracy digital aging monitor based on PLL-VCO circuit. Journal of Semiconductors, 36(1), 158-16.

Sparkman, B., Smith, S. C., and Di, J. (2022). Built-in self-test for multi-threshold null convention logic asynchronous circuits using pipeline stage parallelism. Journal of Electronic Testing, 38(3), 321-334.

Lim, H., Cheong, M., and Kang, S. (2020). Scan-chain-fault diagnosis using regressions in cryptographic chips for wireless sensor networks. Sensors, 20(17), 1-22.

Kim, D., Kim, J., Ibtesam, M., Solangi, U. S., and Park, S. (2020). Efficient low-power scan test method based on exclusive scan and scan chain reordering. Journal Of Semiconductor Technology and Science, 20(4), 390-404.

Auvray, E., Armagnat, P., Saury, L., Jothi, M., and Brügel, M. (2017). Effective scan chain failure analysis method. Microelectronics Reliability, 76(1), 201-213.

Da Silva, M., Flottes, M. L., Di Natale, G., and Rouzeyre, B. (2018). Preventing scan attacks on secure circuits through scan chain encryption. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 38(3), 538-550.

Dai, T., Zaman, M. H., Padula, W. V., and Davidson, P. M. (2021). Supply chain failures amid COVID‐19 signal a new pillar for global health preparedness. Journal of Clinical Nursing, 30(1), 1-3.

Hossain, F. S., Sakib, T. H., Ashar, M., and Ferdian, R. (2021). A dual mode self-test for a stand alone AES core. Plos One, 16(12), 1-28.

Zhu, C., Sheng, W., and Liu, M. (2015). Wearable sensor-based behavioral anomaly detection in smart assisted living systems. IEEE Transactions on Automation Science and Engineering, 12(4), 1225-1234.




DOI: https://doi.org/10.17509/coelite.v1i2.43826

Refbacks



Journal of Computer Engineering, Electronics and Information Technology (COELITE)


is published by UNIVERSITAS PENDIDIKAN INDONESIA (UPI),
and managed by Department of Computer Enginering.
Jl. Dr. Setiabudi No.229, Kota Bandung, Indonesia - 40154
email: coelite@upi.edu
e-ISSN: 2829-4149
p-ISSN: 2829-4157